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STATUS OF HIGH-EFFICIENCY MODULE 




FABRICATION OF HIGH EFFICIENCY MODULES 
(V13% at NOCT) WITH EMPHASIS ON REDUCED 
OPERATING TEMPERATURE. 
REDUCTION OF NOCT IMPROVES BOTH 
EFFICIENCY AND MODULE LIFETIME. 
Cell Design 
Ti02 Ti-Pd-Ag 
0 A1 USED FOR BSR 
0 SiO2 USED TO PASSIVATE SURFACE 
0 p' SIMPLE OHMIC CONTACT (NOT BSF) 
0 NO EDGE PASSWATION USED 
PRECEDING PAGE ELANK NOT FILMED 
https://ntrs.nasa.gov/search.jsp?R=19850024133 2020-03-22T19:47:35+00:00Z
MODULE DEVELOPMENT AND ENGINEERING SCIENCES 
Illustration of the Cell Design 
CELL AREA: 53.04 cm2 
SHADOW LOSS: 5% 
LINE WIDTH: 20 urn 
POLISHED BACK WITH SiO2 
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MODULE DEVELOPMENT AND ENGINEERING SCIENCES 
90C CELL '511-9 
WAVELENGTH (nanometers) 
CELL 45 11-9 /; Rs=17 r n n  
Voc = 604 rnV 
J, 5 33.6 rnA/crn2 
1 0.2 0.4 0.6 0 .8  1.0 
VOLTAGE (V) 
MODULE DEVELOPMENT AND ENGINEERING SCIENCES 
Performance Data for 10 Deliverable Celk 
"oc Jsc FF EFF 
CELL (mV) ( rn~ lc rn~ )  (%I (%I 
NOTES: INSOLATION WAS AM 1.5, 100 mwlcm2. Tm28.C. 
AREA-53 cm2. 
Possible Efficiency-Improving Features 
TEXTURE SURFACES - INCREASES Jsc BUT 
ALSO RAISES NOCT. 
0 THINNER WAFER - REDUCES Jog BUT ALSO 
REDUCES YIELD. 
REDUCE RESISTIVITY - REDUCES JOB BUT ALSO Jsc. 
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